

0101-93.vsd/1




FIG. 1

200





FIG. 2

300 →



Serial-to-Parallel Receiver

FIG. 3




FIG. 4





FIG. 5

Parallel Data
(e.g., broadband digital)

600 →



Multi-Giga-Bit
Serial Data (analog)

FIG. 6

700 →




FIG. 7

700




FIG. 8




FIG. 9




FIG. 10

100340-8824860

Receiver Eye Diagrams: 3.125-Gb/s

Backplane
36-inches FR4
No Equalization

Firewire
25-feet IEEE 1394
No Equalization




FIG. 11A

FIG. 11B

1200




FIG. 12

100E40" 88247860


Receiver Eye Diagrams: 3.125-Gb/s

Backplane
36-inches FR4
Equalization
 $a = 0.25$
Eye Opening = 900mV

FIG 13A

Firewire
25-foot IEEE 1394
Equalization
 $a = 0.375$
Eye Opening = 750mV

FIG. 13B






FIG. 14A

200 →




FIG. 14B




FIG. 14C




FIG. 14D




FIG. 14E




FIG. 14F




FIG. 14G




FIG. 14H




FIG. 15

1600 →




FIG. 16




FIG. 17




FIG. 18






FIG. 20






FIG. 21A



Equalizer Control Module 2006

FIG. 21B
Pb Quality Measuring Module 1402



Equalizer Control
Module 2006




FIG. 21D




FIG. 22

2500




FIG. 25

2600



Step
2404

Minimizing differences between post-
transition sample amplitudes and steady
state sample amplitudes of the samples

2602

FIG. 26

2700

Step
2602




FIG. 27

2800




FIG. 28

2900




FIG. 29

3000




FIG. 30